
MC-01-450



February 22, 2002,

Commissioner of Patents and Trademarks Washington, D.C. 20231

Fr: George O. Saile, Reg. No. 19,572 20 McIntosh Drive Poughkeepsie, N.Y. 12603 RECEIVED
HAR 12 2002
HAR 12 2007

Subject:

_____^ __ ~

Serial No. 10/042,074 01/08/02

Dun-Nian Yaung et al.

GRID METAL DESIGN FOR LARGE DENSITY CMOS IMAGE SENSOR

Grp. Art Unit: 2825

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56. Copies of each document is included herewith.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner of Patents and Trademarks, Washington, D.C. 20231, on February 27, 2002.

Stephen B. Ackerman, Reg.# 37761

Signature/Date Stephen B. ackerma 2/21/02

TSMC-01-450

- U.S. Patent 5,278,105 to Eden et al., "Semiconductor Device with Dummy Features in Active Layers," discloses a method in which dummy features are introduced to increase the percentage of material remaining after etch and thereby to reduce the loading affect.
- U.S. Patent 5,798,298 to Yang et al., "Method of Automatically Generating Dummy Metals for Multilevel Interconnection," discloses using dummy metal shaped in blocks to prevent the loading affect during etching for multilevel interconnection.
- U.S. Patent 5,915,201 to Chang et al., "Trench Surrounded Metal Pattern," discusses dummy metal areas with sizes similar to the functional metal lines distributed among the functional lines reducing the loading affect.
- U.S. Patent 5,926,733 to Heo, "Metal Layer Patterns of a Semiconductor Device and a Method for Forming the Same," discusses using dummy metal patterns to reduce loading affects.
- U.S. Patent 6,180,448 to Lee, "Semiconductor Memory Device Having a Capacitor Over Bitline Structure and Method for Manufacturing the Same," discusses using dummy storage electrodes to alleviate the loading affect.

Sincerely,

Stephen B. Ackerman, Reg. #37761

Form PTO-	1449							Docket Humber (Opecnel)		Application Human	1-01
			JN	יוח	در ا	OSHDE	RE CITATION	TSMC-01-4	50	10/042	.,074
in or	Time	IN .	AN	Al	PPL	ICATION	MATION	Appleon Dun-Nian Yaung et d.			
	(Use several sheets if nec							Pling Date 01 /08/0		Group XII UM	2825
	·						U. S. PATE	NT DOCUMENTS			
RAMINER	DOCUMENT HUMBER					DATE		HAME	CLASS	#UBCLASS	AUNG DATE # APPROPRIATE
05	5 6	2 7	8	1	0 5	1/11/94	Edene	et al.	437	250	8/19/92
1, 2	5 7	19	8	ړ	98	8/25/98	Yana e	tal.	438		2/9/ 96
AR O 7 2002 PS	5 0	1		1	- I	6/22/99	Chama	et al.	438		10/30/97
TA TRADENSE	7 1	12	6	2	3 3	7/20/99	Heo		438		4/2/87
THADE	61	8	٥	4	48	1/30/01	Lee		438		9/17/98
· .										-	7.7.
		_			_						
·											
			·			F	OREIGN PAT	TENT DOCUMENTS	<u> </u>		<u> </u>
· ·	DOCUMENT NUMBER					DATE	COUR	√TRY	CLASS	SUBCLASS	Translation YES NO
											YES NO
										1	
					\sqcap			·	 .		
			+	\dagger	\parallel						
	_		+	+						-	
		L					THER DOCU	MENTS (Induding Autr	ne True s	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
T								mento (indudity Aut	NI, IIVe, L	MIO, POTUDOR P	agos, Elc.)
									····		
						······································					
									<u> </u>	-	
	-										
-	-										
EXAMMER								NIX COLUMN TO TO	· · · · · · · · · · · · · · · · · · ·		
								DATE CONNIDERED			
_	····										

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.